Abstract-In order to merge low power and high voltage devices on the same chip at competitive cost, Smart Power integrated circuits (ICs) are extensively used. The presence of low power and high voltage devices in Smart Power ICs cause parasitic substrate interaction between switched power stages and sensitive analog blocks. Nowadays this is the major cause of failure of Smart Power ICs inducing costly circuit redesign. Modern CAD tools cannot accurately simulate this type of interaction expressed as an injection of minority carriers in the substrate and their propagation in the substrate. In order to create a link between circuit design, modelling and implementation in innovative CAD tools there is a need to validate these models by measuring the high voltage perturbations that activate parasitic structures. This paper presents a study of bandgap failure issues due to the substrate coupling induced by high power parts of the circuit which can activate parasitic bipolar structures inside the substrate of Smart Power ICs.
I. INTRODUCTION
Nowadays, many segments of microelectronics move towards monolithic system integration merging on the same IC (Smart Power ICs) low voltage analog and/or digital parts with high voltage parts using power transistors.
Substrate coupling in Smart Power ICs occurs when parasitic bipolar structures (with unpredictable size and location) are activated after an injection of current into the substrate due to internal switching activity or external noise coupling. When low power analog and digital applications are integrated with high voltage (HV) devices on the same IC, these side effects become very important and hurtful to the circuit operation. In turn, designers have to rely on empirical basis for the design strategy, which is expensive and time consuming. Today, when simulating circuits with HV-MOSFETS devices, their specific SPICE models are used in every CAD tool but these models do not address generation of these parasitic substrate currents of minority and majority carriers.
AUTOMICS project [1] aims at providing SPICE models that, once implemented in CAD tools, will allow optimizing high voltage and high current capability, EMI-EMC performance with respect to substrate parasitic robustness.
Moreover, AUTOMICS should considerably improve the design methodology by developing efficient CAD models of parasitic structures activated by HV functions integrated in automotive Smart Power ICs [1] . In order to detect parasitic bipolar structures activation and the induced substrate coupling effect, some well-defined experiments can demonstrate this harmful phenomenon for the circuit and thereby validate the proposed SPICE models of the parasitic bipolar junction. These measurements will be performed with a source-meter, on a test vehicle designed using the ams technological process.
This paper aims at presenting, in real application conditions, an analysis of bandgap failures issues due to the activated parasitic bipolar structures inside the substrate of Smart Power ICs when high power parts of the circuit injects a critical amount of current into the substrate. This analysis aims to propose a substrate coupling scenario and then compare it to SPICE based simulations with the measurements done with a specially designed test vehicle. Section II briefly presents substrate-coupling issues in Smart power ICs. Section III introduces the principles of work and failure issues of the analyzed bandgap device architecture. Section IV presents experimental measurements of substrate coupling effects and demonstrate the activation of bipolar parasitic structures in Smart Power IC.
II. SUBSTRATE COUPLING ISSUES IN SMART POWER ICS
In Smart Power ICs, the sources of substrate coupling are parasitic NPN and PNP bipolar transistors (Fig. 1) activated by 'below-ground' or 'above-supply' working conditions of High Voltage-MOSFETS at the circuit output [2] , [3] . These parasitic bipolar transistors can be activated during normal circuit operation by the switching on/off of inductive loads. They can be also activated during usual automotive chip testing (EMI-EMC and ESD tests), by external electromagnetic perturbations or electrostatic discharges [4] .
Two physical mechanisms are behind this type of coupling as seen in Fig. 1 and Fig. 2 . The first one is the injection of electrons (minority carriers) into the p substrate when the drain of the power NMOS at the power output of the circuit is below the ground potential and thus activates a parasitic NPN transistor (Fig. 1) . These minority carriers injected into the substrate can be collected by every surrounding nwell and causing a voltage fluctuation of the nwell of a surrounding sensitive blocks and cause its dysfunction. The second physical mechanism is the injection of holes (majority carriers) into the p substrate (Fig. 2) . This happens when the drain of the power PMOS (i.e. the power output of the circuit), exceeds the power supply voltage VDD, activating a parasitic PNP transistor. This in turn leads to a local voltage shift of the substrate potential in the neighbour sensitive electronic blocks.
In this work will be only analysed the first physical coupling mechanism by analysing a bandgap reference voltage device failure due to the minority carriers injected into the substrate. (1)
B. Bandgap failure issues
In the bandgap design presented here a failure is defined when its output reference voltage V ref differs from its nominal voltage (around 1.23 V). A current substrate coupling can lead to this type of failure causing an current injection in each leg of the circuit and thus the currents I 2 , I 1 and I 0 will be altered, as seen on the Fig. 4 . Last figure, Fig. 4 , describes the hypothetical scenario of substrate current collected and injected into the bandgap circuit by the collectors of its bipolar transistors Q 2 , Q 1 and Q 0 . Here, the currents sources ΔIcs 2 , ΔIcs 1 and ΔIcs 0 model these collected substrate currents caused by the injection of the minority carrier on these collectors nwells by the activation of an parasitic bipolar transistor inside the substrate of the Smart Power circuit as described on previous chapter and seen on Fig. 1 . Depending on the amount and the sign of these injected currents the output reference voltage may vary. Thus the equation (3) becomes:
Here, in this circuit, the most sensitive devices to minority carrier injection are the bipolar NPN transistors Q 2 , Q 1 and Q 0. As their collectors are designed in an nwell layer, they can collect the substrate currents and thus decrease the currents I 2 , I 1 and I 0 . Taking account the circuit architecture and the size ratio of bipolar transistors Q 2 , Q 1 and Q 0 we can predict that the collector of the transistor Q 2 will collect 5 times more substrate current. Thus the last equation (5) gives us the equation (6):
Deeper analysis of the last equation (6) shows that the output voltage V ref will increase according to the injected current (up to slightly less its power supply voltage VDD).
IV. STUDY OF BANDGAP SUBSTRATE COUPLING ISSUES IN SMART POWER CIRCUITS
The analyzed bandgap circuit with a high power device has been implemented in a Smart Power IC in order to study the The case study intended in this work is to compare experimental results with simulated data. The experimental study is performed during nominal bandgap circuit operation and consists in observing the coupling effects due to an external injection of a DC current on the output of a power device (DC-DC converter). I(V) characterization of the substrate parasitic bipolar structures activated by the current injected into the substrate are done. In parallel, SPICE simulations of the bandgap under study are performed using the defined and explained substrate coupling model.
A. Experimental I(V) characterization of the parasitic bipolar NPN transistor
This experiment aims at activating the parasitic bipolar structures and characterizes them using a four quadrants source meter. In order to obtain characteristic I(V) curves of these parasitic bipolar transistors, the source meter is used to inject the current into the substrate of the test circuit: by controlling both current and voltage at the output of the DC-DC converter (pin TX_LX) and at the power supply pin of the bandgap (pin BG_VDD), the effects of an inductive charge can be simulated for instance. In this case study the activation of the parasitic NPN transistor is analysed, as seen in Fig. 5 . The Fig. 6a.) shows the activation of the PN junction (between n region of the drain of NMOS, the TX_LX pin, and the p region of the substrate) due to the minority carrier injection. This in turn activates the parasitic bipolar NPN transistor within the substrate. The minority carrier current collected on the bandgap power supply Vdd and bandgap guard ring rises with the V ce voltage, as shown in Fig. 6b.) . But the main consequence of the activation of the parasitic bipolar NPN transistor, is that the bandgap output increases progressively from its nominal 1.23V to slightly less its supply voltage of 3.3V, leading to its dysfunction as seen on Fig. 7 . As explained in the previous part II.B, this is essentially due to the increasing of the current inside the current mirrors present in the bandgap circuit architecture, which in turn is transferred to its output due to the deviation of the reference current.
B. SPICE simulations of the bandgap failure scenario
Now, by using already mentioned three current sources ΔIcs 0 , ΔIcs 1 and ΔIcs 2 , the influence of the parasitic bipolar NPN transistor activation is modelled. Defining a more complex and accurate model of this substrate current coupling is outside of the topic of this paper. This work is more oriented to the analysis of the failure mechanisms of the low voltage blocks due to the activity of high voltage blocks in Smart Power circuits. These three current sources simply model the substrate current due to an injection of minority carriers into the substrate from the drain of the power NMOS, and doesn't take into account of all bipolar parasitic elements within the substrate between the other different parts of the circuit. Moreover, these minority carriers are collected with a certain amount, which depends of the size of the collecting device, its distance from the injection source and the amount of current injected. Thus this substrate current is modelled as flowing from the collector nodes of the bandgap bipolar transistors Q 2 , Q 1 and Q 0 into the substrate, as seen in Fig. 4 . -If a substrate current injection occurs by means of an injection of majority carriers into the substrate. This injection comes most often from the high voltage devices present in the Smart Power circuit.
-If these majority carriers are collected by collector nodes of bandgap bipolar transistors.
If these both conditions are satisfied, the currents circulating in each of three legs with transistors Q 2 , Q 1 and Q 0 will decrease by the amount of the currents ΔIcs 2 , ΔIcs 1 and ΔIcs 0 respectively. This in turn leads to an increase of V ref as seen in equation (6) .
The experimental I(V) characterization of parasitic bipolar structures are compared to the SPICE simulation results in order to validate the hypothesis that the substrate current is collected by the collectors of the bandgap bipolar transistors.
C. Comparison of the experimental I(V) characterization of the parasitic NPN transistor vs. SPICE simulations of the bandgap failure scenario
The next figure, Fig. 9 , presents the comparison between experimental results and simulations of the bandgap output reference voltage V ref and its power consumption current when current is injected into the substrate. Simulated and measured curves are quite similar, confirming the bandgap disturbance scenario. This result clearly shows the impact of the substrate coupling due to the activation of parasitic bipolar structures caused by the minority carrier injection into the substrate and collected by the bandgap bipolar transitions collectors.
V. CONCLUSIONS
This paper presents an analysis of bandgap failures issues due to the activation of parasitic bipolar structures inside the substrate of Smart Power ICs in real application conditions. This is the main cause of circuit failure which occurs when high power parts of the circuit inject a critical amount of current into the substrate, which can be collected by other sensitive low power devices.
Bandgap bipolar transistors collectors collect the minority carriers injected in the substrate by the high voltage part which leads to the Bandgap dysfunction. An analytical approach of this type of failure was performed in the work presented here. This phenomenon is modelled by the equivalent current sources flowing down from the bandgap bipolar transistors collectors to the substrate. In this simple model not all substrate parasitic elements were included but for a first sight this model gives enough guidance for understanding this phenomenon. A deeper analysis with more precise modelling of this parasitic substrate coupling is currently achieved within the European project AUTOMICS. The hypothetical model of substrate coupling through the bandgap collectors of its bipolar transitions were then experimentally verified and compared to the results of SPICE simulations using this novel model.
To do this, one experimental Smart Power IC test vehicle was developed. The effect of substrate coupling mechanism was demonstrated by an experimental I(V) characterisation of the parasitic bipolar NPN transistor. A proposed scenario of the bandgap failure was confirmed by a comparison of this measured bipolar NPN I(V) characteristic to an equivalent SPICE simulation. Moreover it was shown also that the most critical parts of the bandgap circuit were its bipolar transistors.
The amount of the coupling via the substrate depends strongly of the circuit layout and thus this type of coupling mechanism needs to be well modelled and integrated within the CAD tools in order to help designers to predict this kind of events once the layout of the circuit was routed. This is the main objective of the project AUTOMICS.
A further work, which is currently performed, will also include transient coupling effects. The further analysis is performed using the same test vehicle when a pulse injection occurs on the critical nodes and the first results show the same coupling effects. Thus, they will complete the analysis of the parasitic bipolar substrate coupling between high voltage and low voltage parts in a Smart Power IC.
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